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ABSTRACT
This paper presents an efficient method to design
cascaded Σ∆ modulators implemented with
continuous-time circuits. Instead of using a
discrete-to-continuous time transformation, the proposed
methodology is based on the direct synthesis of the whole
cascaded architecture. This leads to more efficient
topologies in terms of circuit complexity, power
consumption and robustness with respect to parasitics. As
an application, new cascaded topologies are synthesized
and optimized to cope with VDSL specifications.(*)
1. INTRODUCTION
Sigma-Delta Modulators (Σ∆Μs) have demonstrated
to be an attractive solution for the implementation of
Analog-to-Digital (A/D) interfaces in systems-on-chip
integrated in deep-submicron standard CMOS
technologies [1]. Although most reported Σ∆Ms have
been implemented using Discrete-Time (DT) circuits, the
increasing demand for broadband data communication
systems has motivated the use of Continuous-Time (CT)
techniques. In addition to provide an intrinsic antialiasing
filtering, CT Σ∆Ms provide potentially faster operation
with lower power consumption than their DT counterparts
[2][3].
In spite of their mentioned advantages, CT Σ∆Ms are
more sensitive than DT Σ∆Ms to some circuit errors,
namely: clock jitter, excess loop delay and technology
parameter variations [2][3]. The latter are specially
critical for the realization of cascaded architectures. This
has forced the use of single-loop topologies in most
reported silicon prototypes even thought low
oversampling ratios ( ) are needed [4][5], whereas
few cascaded CT Σ∆M Integrated Circuits (ICs) have
been reported [6].
However, the need to achieve medium-high
resolutions ( ) within high signal bandwidths
( ) while guaranteeing stability, has prompted
the development of several theoretical studies on the
synthesis of high-order cascaded CT Σ∆Ms [7][8][9].
These studies are based on applying a DT-to-CT
transformation to an equivalent DT topology that fulfils
the required specifications. In most cases, the use of such
a transformation is normally translated into a high number
of analog components, with the subsequent increase of
area and power consumption.
This paper describes a direct synthesis method which
based on dispensing with the DT-to-CT equivalence,
allows to reduce the number of analog components and to
efficiently place the zeroes/poles of the loop-filter transfer
function, thus yielding to more robust CT cascaded Σ∆Ms
than using a DT-to-CT transformation. As an application,
the proposed methodology is used to synthesize optimum
cascaded topologies intended for VDSL, targeting 
resolution within a  signal bandwidth.
2. PROPOSED METHODOLOGY
Fig.1 shows the conceptual block diagram of a single
loop CT Σ∆M, in which the impulse response of the open
loop system is depicted. The main characteristic of these
Σ∆Ms is the continuous time nature of the loop filter,
. This function is normally synthesized by applying
a DT-to-CT transformation to an equivalent discrete-time
loop filter, , that fulfils the required specifications
[2][9]-[13]. This equivalence can be guaranteed because
the overall open loop transfer function of a CT Σ∆M (see
Fig.1) is in fact a DT system. In the case of a rectangular
impulsive response of the Digital-to-Analog Converter
(DAC) like in Fig. 1, it can be shown that the equivalent
DT loop filter transfer function is given by [10][11]:
(1)
where  is the sampling frequency;
; ;  are the
poles of  and  stands for the residue of .
One of the main problems of using the DT-to-CT
method is that additional feedforward coefficients are
normally needed to achieve an absolute equivalence
between  and . As a consequence, a high
number of analog components (transconductors and/or
amplifiers and DACs [2][8][10]) have to be included in
order to implement all the arising coefficients. 
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 Fig. 1: Conceptual block diagram of a CT Σ∆M.
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This is even more accentuated in the case of cascaded
CT Σ∆Ms where in order to build an equivalent system
from an existing DT Σ∆M, every state variable and DAC
output must be connected to the integrator input of later
stages. This is a direct consequence of applying a
DT-to-CT transformation to cascaded modulators [8]. As
an illustration, Fig.2(a) shows a cascaded  CT Σ∆M
obtained from an existing DT Σ∆M [14]. Note that at least
eight scaling coefficients ( ) and their
corresponding signal paths are needed to connect the
different stages of the modulator. These integrating paths,
appearing only when the modulator stages are connected
to form the cascaded Σ∆M, can be simplified as shown in
Fig.2(b) if we dispense with the DT-to-CT equivalence
and the whole modulator is directly synthesized in the CT
domain as proposed in this paper. This idea, previously
applied to single-loop architectures [3], is extended here
to the case of cascaded Σ∆Ms. It is important to mention
that this extension is not trivial because of the need of a
cancellation logic in cascaded architectures. For that
reason, a new formulation − described below − is required
in order to successfully synthesize these architectures. 
Let’s consider the modulator in Fig.2(b). The overall
output, , can be written as:
(2)
where  and  represents respectively the output and
cancellation logic of the .
If the modulator input, , is set to zero, the output
of each stage is given by (3), where  is the
transfer function of the DAC and
(4)
represents the transfer function from  to the input of
quantizer . Note that, not only the single-stage loop
transfer functions but also the inter-stage loop transfer
functions (  and , highlighted in Fig.2(b)), are
considered in the design equations (3)-(4). It is important
to note that this continuous-time integrating paths appear
only when the stages are connected to form the cascaded
modulator. Therefore, the use of cancellation logics
derived considering only the DT equivalent of individual
stages, would lead in most cases to non-functional Σ∆Ms.
Every  can be calculated by imposing the
cancellation of the transfer function from and
to in (2)-(4). This gives:
(5)
Note that there is one degree of freedom (two
equations and three cancellation logics) that is solved by
choosing the simplest form of  that preserves the
required noise shaping. For instance, in the case of
Fig.2(b),  is chosen to have three zeroes at DC,
corresponding to the zeroes contributed by the integrators
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Fig. 2: Cascade 2-1-1 CT Σ∆M architecture obtained from: (a) an
equivalent DT Σ∆M; (b) a direct synthesis method.
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of previous stages. In a more general case of a 
cascaded modulator, it can be shown that the cancellation
logic of stage  can be expressed as:
(6)
The above expressions can be used in a systematic
methodology for the synthesis of cascaded CT Σ∆M
architecture following these steps:
• First, the modulator order ( ), oversampling ratio
( ) and the number of bits of the internal quantizers
( ) are determined from well-known equations for
given specifications [1]. At this step, some critical
errors at the architectural level like clock jitter and
excess loop delay should be taken into account [2][3].
• Second, the poles of different transfer functions
( ) are optimally placed in the signal bandwidth.
Scaling is needed in order to optimize the dynamic
range of each integrator. This process is carried out
entirely in the CT domain and no equivalence to an
existing DT modulator is imposed.
• Third, once the individual stages are designed and
optimized, cancellation logics are calculated using (6).
As an illustration, both architectures in Fig.2 were
synthesized according to the pole/zero placement reported
in [14]. Table 1 shows the modulator coefficients and the
expressions of the cancellation logics obtained using
(2)-(5). For simplicity, the coefficients of the first stage
are taken to be equal in both modulators and the rest of
coefficients designed using the new method are taken
such that the time constant of the integrators is .
Fig.3 shows two output spectra of the modulators in Fig.2
when clocked at , showing a similar
performance.
3. APLICATION TO VDSL
As an application of the proposed methodology
described in previous section, several cascaded CT Σ∆Ms
have been designed to cope with VDSL specifications:
12-bit resolution in a 20-MHz bandwidth. In order to fulfil
these specifications without being limited by clock jitter
error†, 5th-order ( ) CT Σ∆Ms with  and
 are required. 
Considering these factors, the following cascaded
CT Σ∆Ms − shown in Fig. 4†† − have been synthesized
using the methodology described in previous section:
• A 2-1-1-1 architecture (Fig.4(a)), that includes a
resonator in the first stage whose poles are placed at
, in order to minimize the
quantization noise in the signal bandwidth, .
• A 2-2-1 architecture (Fig.4(b)), which has an
additional resonator in the second stage in order to
optimally distribute the poles of the quantization
Noise Transfer Function (NTF)[15].
• A 3-2 architecture (Fig.4(c)). This modulator includes
a first stage which consists of an integrator and a
resonator. This topology allows the same optimum
pole positioning as in the 2-2-1 modulator with one
less stage. However, stability problems might arise
that compromise the modulator performance.
Table 2 shows the transforms of  and
cancellation logics  of the modulators in Fig.4, using
the formulation described in previous section.
Coefficients  − not explicitly shown in Table 2 for
simplicity − are function of the loop filter coefficients.
These coefficients are obtained from a simulation-based
m-stage
k
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†. Clock jitter becomes larger as the sampling frequency ( ) in-
creases and/or the number of bits ( ) of the internal DACs de-
creases. A simulation-based study − beyond the scope of this paper
− was carried out in order to get the maximum  and minimum 
such that the resolution is not limited by this error.
††. Another critical source of error studied at modulator level was
excess loop delay. As demonstrated in [13] this error can be com-
pensated by adding an extra feedback branch between the output
and the input to the quantizer (kci in Fig.4). By adding this extra
branch with the appropriate value, the modulator behaviour is a
good approximation to a modulator without delay and all the calcu-
lation can be carried out taking an ideal system without delay and
kci=0. In a practical implementation it could be advantageous to
make kci programmable [4].
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Fig. 3: Output Spectrum of a cascade 2-1-1 CT Σ∆M obtained from:
(a) an equivalent DT Σ∆M; (b) a direct synthesis method.
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procedure that − starting from nominal values required to
place the zeroes of the corresponding NTF − optimizes the
modulator performance in terms of dynamic range and
stability. For this purpose, loop filter coefficients are
varied in a range of up to  around their nominal
values in order to achieve the maximum Signal-to-Noise
Ratio (SNR) while keeping stability. 
As an illustration, Fig.5 plots the SNR of the first
stage of Fig.4(a) vs. scaling coefficient variations. In this
case the loop filter takes the form:
(7)
In the case of the 3-2 architecture, (7) is translated
into a 3rd-order filter that can be expressed as:
(8)
where b0, b1 and b2 are found using a similar optimiza-
tion. As an illustration, Fig.6. plots the shrinking of the
scaling-coefficient space where the modulator exhibits
stable operation. In order to prevent system instability due
to a change in circuit parameters, loop filter coefficients
must be confined to the area formed by the intersection of
all the areas of stable operation (dark area in Fig.6). 
4. SIMULATION RESULTS
The modulators described in previous section were
simulated using SIMSIDES, an advanced
SIMULINK-based time-domain behavioural simulator
for Σ∆Ms that includes most important circuit errors [16].
Fig.7 shows the output spectra of the modulators
when clocked at . It can be observed the
effect of the resonators poles distributed within the signal
bandwidth. The impact on the in-band noise power is
better appreciated in Fig.8 that represents the
Signal-to-(Noise+Distortion) Ratio (SNDR) vs input
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fs 160MHz=
amplitude. Note that, although both the 2-2-1 and 3-2
architectures have the same location of the zeroes of the
NTF, the 3-2 modulator achieves a worse resolution. This
is due to the fact that the optimization process applied to
that architecture was more conservative as a consequence
of the stability constrains imposed by the 3rd-order stage.
In addition to the ideal performance described above,
the effect of most critical limiting factors has been taken
into account in the high-level design. Fig.9 shows the
SNR loss caused by clock jitter error. Note that the
2-1-1-1 seems to be less sensitive to this error than the
other architectures. However, it is important to note that
the ideal SNR of this modulator is lower than the others.
Therefore, there is a higher component of quantization
noise masking the effect of clock jitter.
Two critical limiting factors in cascaded Σ∆Ms, and
particularly in their CT implementation, are circuit
tolerances and component mismatch. The first one can be
Table 2: Summary of the characteristics of the cascaded CT Σ∆Ms designed using the proposed method
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 Fig. 7: Output spectra of the cascaded CT Σ∆Ms in Fig.4: (a)
2-1-1-1. (b) 2-2-1. (c) 3-2.
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controlled by using tuning of time constants [4][5] or
digital calibration [6]. However mismatch error still
remains. In order to evaluate the impact of this error on
the performance of the modulators in Fig.4, maximum
values of mismatch were estimated for a 0.18 µm CMOS
technology considering a Gm-C implementation. The
results of this analysis are shown in Fig.10 where the SNR
is represented as a function of the standard deviation of
the transconductances ( ) and capacitances ( ). For
each point of these surfaces, a MonteCarlo analysis of 150
simulations was carried out. The value of the SNR
represented in the vertical axis of Fig.10 is obtained by
90% of the simulations for each case of  and .
Note that even in the worst-case mismatch, the resolution
is above the specified ( ).
CONCLUSIONS
In this paper a new methodology of synthesizing
cascaded continuous-time Σ∆ modulators has been
presented. It is demonstrated that more efficient
topologies in terms of circuit complexity can be generated
if the design is directly done in the continuous-time
domain. In order to illustrate the method, several cascaded
architectures have been synthesized and designed to
achieve . Behavioural simulations
considering their most critical limiting factors show that
these architectures are good candidates for in-coming
broadband telecommunication systems.
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 Fig. 9: SNR loss due to clock jitter.
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